This repository contains my Digital Logic Design Lab course projects (Spring 2021) at University of Tehran.
- Lab1 : Clock and Periadic Signal Generation
- Lab2 : Clock Adjustment and Monitoring
- Lab3 : Function Generator
- Lab4 : Integrated System
| Name | Name | Last commit date | ||
|---|---|---|---|---|